Hybrid Radix-4 SESA/SEDA Adders for Medical Image Processing

Sowmiya L; Ramesh S M; S Finney Daniel Shadrach; Arul A

doi:10.35882/jeeemi.v6i3.400

Sowmiya L Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India https://orcid.org/0009-0008-0995-0965
Ramesh S M Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India https://orcid.org/0000-0003-0890-1770
S Finney Daniel Shadrach Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India https://orcid.org/0000-0003-1037-0614
Arul A Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India https://orcid.org/0000-0001-7288-1511

DOI: https://doi.org/10.35882/jeeemi.v6i3.400

Keywords: Approximate Adders, Hybrid radix-4 adders, MATLAB, Digital, Image

Abstract

Adders play a critical role as primary modules in circuit design, supporting error-tolerant applications such as machine learning, digital image processing, and signal processing. Therefore, the development of adders with low power consumption and energy efficiency is of utmost importance. Approximate adders outperform exact adders in VLSI chips. Among approximate adders, the hybridization of Single Exact and Single Approximation (SESA) and Single Exact and Dual Approximation (SEDA) techniques has emerged as a promising solution. These hybrid adders offer superior power and energy savings relative to other accurate and approximate adder designs. In this scheme, we propose the integration of hybrid radix-4 adders with approximation adders to achieve enhanced performance and pave the way for future hybrid approximate adder circuits. Extensive simulations validated the efficacy of the proposed approach. Furthermore, practical applications demonstrated the versatility and potential of hybrid adders in real-world scenarios. The proposed methodology ensures cost-effectiveness and facilitates seamless future updates and extensions. Overall, this research contributes to the advancement of efficient and low-power adder designs, addressing the evolving requirements of modern digital systems.

Downloads

Download data is not yet available.

References

. X. Fan, T. Zhang, H. Li, H. Liu, S. Lu and J. Han, "DACA: Dynamic Accuracy-Configurable Adders for Energy-Efficient Multi-Precision Computing," in IEEE Transactions on Nanotechnology, vol. 22, pp. 400-408, 2023. https://doi.org/10.1109/TNANO.2023.3297325.

. H. Seo and Y. Kim, "A Low Latency Approximate Adder Design Based on Dual Sub-Adders With Error Recovery," in IEEE Transactions on Emerging Topics in Computing, 11(3),811-816, (2023). https://doi.org/10.1109/TETC.2023.3270963.

. S. E. Fatemieh, M. R. Reshadinezhad and N. Taheri Nejad, "Fast and Compact Serial IMPLY-Based Approximate Full Adders Applied in Image Processing," in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 13(1), 175-188, 2023. https://doi.org/ 10.1109/JETCAS.2023.3241012.

. A. Sadeghi, R. Ghasemi, H. Ghasemian and N. Shiri, "High Efficient GDI-CNTFET-Based Approximate Full Adder for Next Generation of Computer Architectures," in IEEE Embedded Systems Letters, 15(1), 33-36, (2023). https://doi.org/10.1109/LES.2022.3192530.

. C. K. Jha, P. L. Thangkhiew, K. Datta and R. Drechsler, "IMAGIN: Library of IMPLY and MAGIC NOR-Based Approximate Adders for In-Memory Computing," in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 8(2), 68-76,(2022). https://doi.org/10.1109/JXCDC.2022.3222015.

. Gulafshan, M. A. Khan and M. Hasan, "Design of High Speed, Energy, and Area Efficient Spin-Based Hybrid MTJ/CMOS and CMOS Only Approximate Adders," in IEEE Transactions on Magnetics, 58(5), 1-8, (2022). https://doi.org/ 10.1109/TMAG.2022.3155968.

. J. Lee, H. Seo, H. Seok and Y. Kim, "A Novel Approximate Adder Design Using Error Reduced Carry Prediction and Constant Truncation," in IEEE Access, 9,119939-119953, (2021). https://doi.org/10.1109/ACCESS.2021.3108443.

. T. Alan and J. Henkel, "Probability-Driven Evaluation of Lower-Part Approximation Adders," in IEEE Transactions on Circuits and Systems II: Express Briefs, 69(1), 204-208, (2022). https://doi.org/10.1109/TCSII.2021.3093984.

. W. Ahmad, B. Ayrancioglu and I. Hamzaoglu, "Low Error Efficient Approximate Adders for FPGAs," in IEEE Access, 9, 117232-117243, (2021). https://doi.org/ 10.1109/ACCESS.2021. 3107370.

. K. L. Tsai, Y. -J. Chang, C. -H. Wang and C. -T. Chiang, "Accuracy-Configurable Radix-4 Adder With a Dynamic Output Modification Scheme," in IEEE Transactions on Circuits and Systems I: Regular Papers, 68(8), 3328-3336, (2021).https://doi.org/10.1109/TCSI.2021.3085572.

. A. Amirany, G. Epperson, A. Patooghy and R. Rajaei, "Accuracy-Adaptive Spintronic Adder for Image Processing Applications," in IEEE Transactions on Magnetics, 57(6), 1-10, (2021). https://doi.org/10.1109/TMAG.2021.3069161.

. P. Balasubramanian, R. Nayar, D. L. Maskell and N. E. Mastorakis, "An Approximate Adder With a Near-Normal Error Distribution: Design, Error Analysis and Practical Application," in IEEE Access, 9, 4518-4530, (2021). https://doi.org/10.1109/ACCESS.2020.3047651.

. W. Liu, T. Zhang, E. McLarnon, M. O’Neill, P. Montuschi and F. Lombardi, "Design and Analysis of Majority Logic-Based Approximate Adders and Multipliers," in IEEE Transactions on Emerging Topics in Computing, 9(3), 1609-1624, (2021). https://doi.org/ 10.1109/TETC.2019.2929100.

. A. Arul, M. Kathirvelu. “Design a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency and high-speed”. Analog Integr Circ Sig Process (2023). https://doi.org/10.1007/s10470-023-02217-0.

. Choudhary, P., Bhargava, L., Singh, V. “Approximate Adder Circuits: A Comparative Analysis and Evaluation”. In: Yadav, R.P., Nanda, S.J., Rana, P.S., Lim, MH. (eds) Proceedings of the International Conference on Paradigms of Computing, Communication and Data Sciences. Algorithms for Intelligent Systems. Springer, (2023). https://doi.org/10.1007/978-981-19-8742-7_42.

. Rajasekhar Turaka, KoteswaraRao Bonagiri, TallaSrinivasa Rao, GundugontiKishore Kumar, Sudharsan Jayabalan, V.Bharath Sreenivasulu, AsisaKumar Panigrahy & M.Durga Prakash “Design of approximate reverse carry select adder using RCPA”, International Journal of Electronics Letters, 11(2), 146-156 (2023). https://doi.org/10.1080/21681724.2022.2062791.

. Elahe Baratalipour, Arezoo Kamran, SAMA: Self-adjusting multi-cycle approximate adder, Microelectronics Journal, Volume 134, 2023, 105740, ISSN 0026-2692, https://doi.org/10.1016/j.mejo.2023.105740.

. Farshid Ahmadi, Mohammad R. Semati, Hassan Daryanavard, Atefeh Minaeifar, Energy-efficient approximate full adders for error-tolerant applications, Computers and Electrical Engineering, Volume 110, 2023, 108877, ISSN 0045-7906, https://doi.org/10.1016/j.compeleceng.2023.108877.

. Ahmadi F, Semati MR, Daryanavard H. A low-power improved-accuracy approximate error-report-propagate adder for DSP applications. Circuits Syst Signal Process 2023. https://doi.org/10.1007/s00034-023-02291-9. 2023/01/24.

. Que, HH., Jin, Y., Wang, T. et al. A Survey of Approximate Computing: From Arithmetic Units Design to High-Level Applications. J. Comput. Sci. Technol. 38, 251–272 (2023). https://doi.org/10.1007/s11390-023-2537-y.

. Ullah, S., Kumar, A. (2023). Designing Application-Specific Approximate Operators. In: Approximate Arithmetic Circuit Architectures for FPGA-based Systems. Springer, Cham. https://doi.org/10.1007/978-3-031-21294-9_5.

. M. Rafiee, N. Shiri, and A. Sadeghi, “High-performance 1-bit full adder with excellent driving capability for multistage structures,” IEEE Embedded Syst. Lett., vol. 14, no. 1, pp. 47–50, Mar. 2022. https://doi.org/10.1109/LES.2021.3108474.

. F. Karimi, R. F. Mirzaee, A. Fakeri-Tabrizi, and A. Roohi, “Ultra-fast, high-performance 8×8 approximate multipliers by a new multicolumn 3,3:2 inexact compressor and its derivatives,” 2021, arXiv:2107.11881.C. Niemann, M. Rethfeldt, and D. Timmermann, ‘‘Approximate multipliers for optimal utilization of FPGA resources,’’ in Proc. 24th Int. Symp. Design Diag. Electron. Circuits Syst. (DDECS), Vienna, Austria, Apr. 2021, pp. 23–28.

. T. Alan, A. Gerstlauer, and J. Henkel, “Runtime accuracy-configurable approximate hardware synthesis using logic gating and relaxation,” in Proc. IEEE Design Autom. Test Europe Conf. Exhibit. (DATE), 2020, pp. 1578–1581.

. M. Mirzaei and S. Mohammadi, “Low-power and variation-aware approximate arithmetic units for image processing applications,” AEU Int. J. Electron. Commun., vol. 138, Aug. 2021, Art. no. 153825.

. Junqi Huang , Nandha Kumar Thulasiraman , Haider Almurib , et al. Analysis of Approximate adders with single functional error. TechRxiv. January 02, 2024. https://doi.org/10.36227/techrxiv.170420873.33149305/v1.

. Shah Oveisi, S., Roodaki, H., Rezaalipour, M. et al. A power-efficient approximate approach to improve the computational complexity of coding tools in versatile video coding. Multimed Tools Appl (2024). https://doi.org/10.1007/s11042-024-18513-4.

. Damsgaard H, Ometov A and Nurmi J. (2023). Verification of Approximate Hardware Designs with ChiselVerify 2023 IEEE Nordic Circuits and Systems Conference (NorCAS). 10.1109/NorCAS58970.2023.10305474. 979-8-3503-3757-0. (1-7). https://ieeexplore.ieee.org/document/10305474.

. Nishanth, R., Sulochana, C.H. A novel lightweight CNN-based error-reduced carry prediction approximate full adder design for multimedia applications. Neural Comput & Applic 36, 6421–6440 (2024). https://doi.org/10.1007/s00521-023-09316-z.

. Malik, A., Hussain, M.S. & Hasan, M. Energy-Efficient Exact and Approximate CNTFET-Based Ternary Full Adders. Circuits Syst Signal Process (2024). https://doi.org/10.1007/s00034-023-02589-8.